Area Efficient, High Speed EBCOT Architecture for Digital Cinema
نویسندگان
چکیده
منابع مشابه
Area-efficient high-speed 3D DWT processor architecture
Introduction: 3D discrete wavelet transform (DWT) processing is widely applied for many image and video systems, such as digital television broadcasting, seismic data collection, 3D=4D medical imaging, and telemedicine because of its potential for perfect reconstruction and its lack of blocking artefacts [1, 2]. FPGA technology has been proposed as a practical hardware solution for this task be...
متن کاملAnalysis and VLSI High Speed of Parallel Causal EBCOT Architecture for Image Compression
Embedded block coding with optimized truncation (EBCOT) is a key algorithm in digital cinema (DC) distribution system. Though several high speed EBCOT architectures exist, all are not capable of meeting the DC specifications. With the augmentation in multimedia technology, demand for high speed real time image compression system has also increased. JPEG2000 is a relatively new image compression...
متن کاملEBCOT coprocessing architecture for JPEG2000
JPEG2000 is the latest still-image coding standard. It was designed to overcome the limitations of the original JPEG standard and provide high quality images at low bit rates. The JPEG2000 algorithm is fundamentally based on the Discrete Wavelet Transform (DWT) and Embedded Block Coding with Optimal Truncation (EBCOT). Both of the algorithms are computationally intensive and require significant...
متن کاملArea-Speed-Efficient Transpose-Memory Architecture for Signal-Processing Systems
This paper presents the design and analysis of a high-speed implementation of a new transpose memory architecture. The proposed memory structure achieves almost 4X improvement in speed while consuming 46% less area, compared to prior work. For example, an 8X8 transpose memory with 12-bit input/output resolution has been implemented in 140 slices on a Virtex-7 Xilinx FPGA platform, achieving 107...
متن کاملArea-efficient high speed decoding schemes for turbo/MAP decoders
Turbo decoders inherently have a large latency and low throughput due to iterative decoding. To increase the throughput and reduce the latency, high speed decoding schemes have to be employed. In this paper, following a discussion on basic parallel decoding architectures, two types of area-efficient parallel decoding schemes are proposed. Detailed comparison on storage requirement, number of co...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: ISRN Signal Processing
سال: 2012
ISSN: 2090-505X
DOI: 10.5402/2012/714176